This work presents the design and analysis of a mixed-signal neuron (MS-N) for convolutional neural networks (CNN) and compares its performance with a digital neuron (Dig-N) in terms of operating frequency, power and noise. The circuitlevel implementation of the MS-N in 65 nm CMOS technology exhibits 2-3 orders of magnitude better energy-efficiency over Dig-N for neuromorphic computing applications -especially at low frequencies due to the high leakage currents from many transistors in Dig-N. The inherent error-resiliency of CNN is exploited to handle the thermal and flicker noise of MS-N. A system-level analysis using a cohesive circuit-algorithmic framework on MNIST and CIFAR-10 datasets demonstrate an increase of 3% in worst-case classification error for MNIST when the integrated noise power in the bandwidth is ~ 1 µV 2 .
I. INTRODUCTION
The energy-efficiency of the human brain is orders of magnitude better than that of a modern-day von-Neumann computer [1] , which necessitates exploring other architectures for applications with different frequency or precision requirements. Neuromorphic computing, inspired by brain, uses artificial neural networks (ANN) for applications such as classification and pattern recognition. As shown later, Dig-Ns [2] [3] [4] in an ANN offer a wide frequency of operation, but are not energy-efficient in lower frequencies due to static leakage currents of high number of transistors. On the other hand, the use of mixed-signal circuitry for computing has been a topic of debate for more than two decades [5] [6] , as the efficiency gained in terms of energy is often overshadowed by the effects of noise and variability. However, due to the presence of multiple distributed connections from input to output in an ANN, it offers inherent error-resiliency towards noise/variability and hence the low power consumption of MS-N can be properly leveraged.
MS-N configurations for non-learning spiking neural networks (SNN) are explored in [1, 7] that perform currentswitching in large-signal mode. Convolutional neural networks (CNN), however, require a multiply and accumulate (MAC) model for existing learning algorithms (e.g. back-propagation). MAC based architectures implement summation of incoming signals through multiple synapses with different weights followed by an activation function for thresholding ( Fig. 1 ). Though large-signal current-mode MAC structures [8] are available, a small-signal implementation with a fixed current can achieve a better power-bandwidth trade-off. In this work, we present a compact resistor-less differential MS-N with PMOS load which operate in small-signal mode, and is energy-efficient over a large range of bias currents. This paper is organized as follows: Section II presents the architecture of the small-signal MS-N and compares its energyefficiency with a synthesized Dig-N. Section III describes the system-level framework on MNIST and CIFAR-10 datasets that is used to establish a relationship between the quantization/ thermal/switch noise in the system and the classification error for digit/image recognition applications. Section IV concludes the paper by summarizing our key contributions. Fig. 2(a) shows the N-bit, differential-amplifier based MS-N architecture with n synaptic weights. The N-bit weights are coming from a digital memory while the MAC operation is performed in an analog fashion, hence the name MS-N. The weights activate switches at the gate of the input transistors while a fixed bias current flows through the k-th synapse (for all k = 1,2,3, … ,n), enabling the small signal operation. Had the bias currents of the individual bits in the k-th synapse been controlled by the weights, the circuit would have operated in large-signal mode, hence (a) changing bandwidth with weight (b) requiring resistive loads for linearity of multiplication. Since the gain of the k-th branch needs to be 1 for supporting multiple synapses in the design, lower currents in the large-signal mode would have had high area penalty for the resistive load.
II. MS-N ARCHITECTURE
The output of the MS-N is modeled in Eq. (1) .
where σ is the transfer function of a differential amplifier, which acts as a sigmoidal activation function in the context of a neuron (F in Fig. 1 ), wk and Vk are the weights and the accoupled input voltage of the k-th synapse, respectively. gm is the input transconductance and ∑gmwkVk represent the addition of currents at the output nodes. 
III. SYSTEM LEVEL EXPLOITATION OF NEUROMORPHIC ERROR-RESILIENCY FOR ENERGY-EFFICIENT MS-N
The low-power of the MS-N comes with additional thermal and flicker noise that is not present in the Dig-N. A cohesive circuitalgorithmic framework is developed to analyze the effect of this noise on ANN classification accuracy. The MNIST [9] and CIFAR-10 [10] datasets are used on a fully connected (FCN) and a convolutional (CNN) ANN to study the classification error rate for digit/image recognition problems. The noise in the bandwidth of interest is integrated using a first order rectangular approximation, and is included as a random component in the weights for MAC operation. Fig. 3 shows the performance of a 3-bit, an 8-bit and a 16-bit MS-N for (a) MNIST-FCN (b) MNIST-CNN and (c) CIFAR-10-CNN frameworks. The 8-bit and 16-bit MS-N both exhibit similar classification error across all three experiments. The worst case increase in error for MNIST is as low as 3% in CNN (3bit) when the integrated noise power is ~ 1 µV 2 , which corresponds to a unit current of 100 pA through a branch of the MS-N. The effects of variability and mismatch will be analyzed as a future work. However, such one-time manufacturing-related nonidealities may not have significant impact on the error rate if an onchip training algorithm is employed. Another future direction of this work would be to reduce the energy of the memory-fetch stage for obtaining the synaptic weights.
IV. CONCLUSION
Compared to a traditional Dig-N, the proposed MS-N is ~1000X more energy-efficient at low frequencies (<1 MHz), and >85X more energy-efficient across all frequencies, without significantly affecting the classification error rate for digit/image recognition problems. This is even more attractive for applications with low-frequency input signals where digital implementations require input and output FIFOs and has a trade -off between FIFO size and supply-switching of power-gated digital MACs. Energy consumption of the 8-bit MS-N is only 0.7 fJ/synapse, thus providing enough headroom for mimicking a biological neuron (20 fJ/op [1]) at the system level. 
